

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date
17 June 2004 (17.06.2004)

PCT

(10) International Publication Number
WO 2004/051855 A3

(51) International Patent Classification⁷: **H03L 7/197, H03M 3/02**

[FR/FR]; Motorola S.A., Avenue du General Eisenhower, F-31023 Toulouse (FR); KHLAT, Nadim [FR/FR]; Motorola S.A., Avenue du General Eisenhower, F-31023 Toulouse (FR).

(21) International Application Number:
PCT/EP2003/050905

(74) Agent: **MCCORMACK,, Derek J.**; Motorola European Intellectual Property Operations, Midpoint, Alencon Link, Basingstoke, Hampshire RG21 7PL (GB).

(22) International Filing Date:
27 November 2003 (27.11.2003)

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language:
English

(84) Designated States (*regional*): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(26) Publication Language:
English


(30) Priority Data:
02292978.0 3 December 2002 (03.12.2002) EP

(71) Applicant (*for all designated States except US*):
FREESCALE SEMICONDUCTOR, INC. [US/US];
6501 William Cannon Drive West, Austin, TX 78735 (US).

[Continued on next page]

(72) Inventors; and
(75) Inventors/Applicants (*for US only*): **BEAULATON, Hugues** [FR/FR]; Motorola S.A., Avenue du General Eisenhower, F-31023 Toulouse (FR). **GORISSE, Philippe**

(54) Title: ARRANGEMENT, PHASE LOCKED LOOP AND METHOD FOR NOISE SHAPING IN A PHASE-LOCKED LOOP



WO 2004/051855 A3

(57) **Abstract:** A noise shaping arrangement for a phase locked loop includes a first order sigma-delta modulator (500) arranged to provide a first-order quantized output and a feedback path output (508). A second order sigma-delta modulator (520) is arranged to receive the feedback path output (508) and provides a second order quantized output. A combination block (530) combines the first and second order quantized outputs to provide a combined third order quantized output (540), which provides noise shaping with a frequency notch spectrum. In this way a new quantization noise shape of third order is provided, such that quantization phase noise may be lowered, the PLL loop bandwidth may be increased, modulation phase error may be reduced and PLL locking speed increased.

- 1 -

ARRANGEMENT, PHASE LOCKED LOOP AND METHOD FOR NOISE
SHAPING IN A PHASE-LOCKED LOOP

5 **Field of the Invention**

This invention relates to fractional-n frequency synthesizer systems that employ Phase-Locked-Loops (PLLs).

10

Background of the Invention

In the field of this invention it is known that a
15 fractional-N PLL implemented for GSM (Global System for Mobile telecommunications) standards employs a sigma-delta modulator such as the Multi Accumulators noise Shaping (MASH) II or MASH III architecture. These systems were first described in the IEEE paper: "A multiple
20 modulator fractional divider", May 1990 by B. Miller and B. Conley. Such systems provide a corrected quantization noise spectrum shape for a synthesised non-modulated frequency.

25 Modern radios use fractional-N PLLs to synthesize the carrier frequency of the radio, as shown in the circuit of FIG. 1. A reference signal is synthesized from a stable and known reference frequency 10. This is fed to a voltage controlled oscillator (VCO) 40 via a phase-
30 frequency detector (PFD) 20 and a loop filter 30. The VCO 40 outputs a carrier signal according to its tuning voltage. Control of the tuning voltage is achieved by a

- 2 -

feedback loop which provides a feedback signal to the PFD
20 via a multi modulus divider (MMD) 50, which in turn is
controlled by a digital sigma-delta modulator 60 coupled
to receive a digital number 70 indicating the frequency
5 location of a carrier.

The PFD 20 compares the phases between the reference
frequency 10 and the feedback signal, which is the output
of the VCO 40 after being divided. Finally, the loop
10 filter 30 (a low-pass filter) smoothes the output of the
PFD 20 and provides it to the VCO 40. In locked
conditions, both inputs to the PFD 20 have the same
frequency and phase.

15 Therefore, the frequency synthesized is a multiple of the
reference frequency 10, controlled by the digital sigma-
delta modulator 60 that drives the MMD 50. The loop
dynamic, principally defined by the loop filter 30, has
the ability to average the division ratio. Therefore if
20 the MMD 50 is modulated fast enough by the digital sigma-
delta modulator 60, the frequency synthesized is a
fractional multiple of the reference frequency 10.

There are a wide range of techniques that modulate the
25 MMD 50 to provide the desired average division ratio. The
main drawback of these known techniques is the
quantization noise injected into the loop. Much effort
has been expended to provide arrangements which reduce
the amount of noise added and several solutions have been
30 proposed using sigma-delta modulators which attempt to
overcome this major problem.

- 3 -

Such arrangements perform noise shaping in the form of a high pass characteristic that is removed from the low-pass loop filter 30. The MASH III structure is popularly used due to its ability to generate shaped quantization
5 noise.

A problem with this known arrangement is that removing the quantization noise implies constraints on the loop filter bandwidth that reduce the loop lock time and
10 enlarges the modulation phase error when performed through the modulator.

Furthermore, implemented in a frequency synthesizer for GSM standards, this limitation degrades the direct
15 modulation phase error and reduces the PLL lock time. A further known arrangement, the MASH IV structure, can mathematically reach the desired performance criteria, but provides an output range twice that of the MASH III structure. Therefore, the loop non-linearity is exercised
20 twice and degrades performance by increasing the overall phase noise.

A need therefore exists for a fractional-n PLL frequency synthesizer wherein the abovementioned disadvantage(s)
25 may be alleviated.

Statement of Invention

30 In accordance with a first aspect of the present invention there is provided an arrangement as claimed in claim 1.

- 4 -

In accordance with a second aspect of the present invention there is provided a phase locked loop as claimed in claim 13.

5

In accordance with a third aspect of the present invention, there is provided a method as claimed in claim 14.

10 Preferably the second order sigma-delta modulator is arranged with one or more complex conjugate pairs of zeros. The frequency location of the one or more complex pair of zeros is preferably a selected one of substantially 365kHz and substantially 518kHz.

15

The feedback path output of the first order sigma-delta modulator received by the second order sigma-delta modulator is preferably scaled by a factor of substantially one quarter and preferably accumulators of the first order and second order sigma-delta modulator respectively have the same bit-size.

25

Preferably the arrangement further comprises a delay block coupled between the output of the first order sigma-delta modulator and the combination means.

30

The combination means preferably includes scaling means coupled to scale the second order quantized output of the second order sigma-delta modulator by a predetermined scaling factor. Preferably the predetermined scaling factor is substantially 2^{-22} .

- 5 -

Preferably the phase locked loop is a fractional-n phase locked loop frequency synthesizer.

In this way an arrangement, phase locked loop and method for noise shaping in a phase locked loop are provided, such that quantization phase noise may be lowered, the PLL loop bandwidth may be increased, modulation phase error may be reduced and PLL locking speed increased.

10

Brief Description of the Drawings

One an arrangement, phase locked loop and method for noise shaping in a phase locked loop incorporating the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

20 FIG. 1 is a block schematic diagram illustrating a Fractional-N phase locked loop synthesizer;

FIG. 2 is a block schematic diagram illustrating mathematically the performance of a first order sigma-delta modulator;

25 FIG. 3 is a block schematic diagram illustrating mathematically a z-transform of a first order sigma-delta modulator;

30 FIG. 4 is a graphical diagram illustrating pole and zero positions;

- 6 -

FIG. 5 is a block schematic diagram illustrating a third order noise shaper with spectral notch;

5 FIG. 6 is a block schematic diagram illustrating a second order sigma-delta with notched spectrum;

10 FIG. 7 is a block schematic diagram illustrating detail structure of the third order noise shaper; and,

15 FIG. 8 is a graph showing frequency offset versus phase noise for a prior art arrangement and the arrangement of FIG. 7 respectively.

Description of Preferred Embodiment(s)

Referring to FIG. 2, there is shown a block diagram illustrating the mathematical behaviour of a sigma-delta modulator of first order, derived from an integrator 120 followed by a one-bit quantizer 130.

The integrator 120 sums an input value X (100) by its previous one, via delay block 128 and summation block 125. The signal at node 122 is a ramp that has a slope proportional to the input value X (100). The quantizer 130 provides a quantized output Y (140). When the integrator reaches the quantization threshold at block 138, the quantized value is removed from the integrator 30 input by block 110. The quantization noise is the difference between the sigma-delta output and the integrator input. It is therefore symbolized by an

- 7 -

injection of quantization noise E (135). The following time domain equation is derived from FIG. 2:

$$Y(t) = X.(t-\tau) + \frac{dE(t)}{dt} \quad (1)$$

5

Therefore the system response is the delayed input added with the derivative of its quantized noise.

Referring now also to FIG. 3, there is shown a block
10 schematic diagram showing the z-transform domain of the frequency response of this first order system. An input signal X (200) is combined with a feedback signal at summation block 210. An integrator 220 and a quantizer 230 then operate on the output of the summation block 210. The quantizer 230 includes quantization noise E (235), and provides an output Y (240).

This gives the frequency domain analysis behaviour equation:

20

$$Y = X.z^{-1} + E.(1-z^{-1}) \quad (2)$$

Equation 2, simply stated, says that the output Y is the image of the input X (delayed because of the process
25 time) added with the quantization noise multiplied by the factor $(1-z^{-1})$.

This factor is re-written as equation (3) to find its pole and zero location. As can be seen, there is a pole at $z=0$ and a zero at $z=1$. In terms of frequency, there is
30 a zero at DC.

- 8 -

$$1 - z^{-1} = 0 \equiv \frac{z-1}{z} = 0 \quad (3)$$

Those positions can be drawn on a unity circle. In this configuration, the quantization noise is pushed away from
5 the DC value.

In many applications not only the total amount of noise but also the frequency distribution of this noise is of importance. For example, in specifications for the Global
10 System for Mobile communications (GSM), a noise mask indicating an acceptable noise level as a function of frequency is prescribed. Hence, in many applications, the total noise energy may be acceptable but the frequency distribution of the noise may be unacceptable. Thus, it
15 may be undesirable to implement a configuration wherein noise is not simply pushed away from the DC value as in the above described first order delta modulator. Rather, a noise shaping in order to meet a given acceptable noise frequency distribution may be advantageous.

20

In accordance with the described embodiment of the Invention, a third order noise shaper is implemented having a notch frequency response for shaping of the noise. As described in for example "Digital Signal
25 Processing, Principles, Algorithms and Applications" by John G. Proakis and Dimitris G. Monakis, second edition, Macmillan Publishing Company, 1992, ISBN 0-02-396815-X, page 355, a notch filter is a filter that contains one or more deep notches or, ideally, perfect
30 nulls in its frequency response characteristic.

- 9 -

The third order noise shaper with notched spectrum may locate two zeros as complex conjugate pair such that the remaining output is real.

- 5 Furthermore, this would provide a signal that has a mean value corresponding with the input signal X . Consequently, the zeros at DC should remain.

Specifically, as described in the following, the first
10 order sigma-delta modulator is in the preferred embodiment followed by a second order sigma-delta modulator implementing a quantisation noise shaping function having two zeroes located as a complex conjugate pair of zeroes preferably on the unity circle. The second
15 order sigma-delta modulator cancels the quantization noise of the first order sigma delta modulator. The complex conjugate pair of zeroes may be implemented to provide a notch frequency spectrum having notches at desired frequencies whereby a desired noise shaping
20 characteristic may be achieved. Thus, the complex conjugate pair of zeroes may used to rearrange the noise distribution away from the notch frequencies e.g. towards other frequencies, such as towards DC and/or higher frequencies. This may allow or facilitate meeting a
25 specific noise mask requirement for a sigma-delta modulator or phase locked loop.

The following description illustrates how the noise shaping is implemented and the location of the complex
30 conjugate pair of zeroes is determined in accordance with the preferred embodiment.

- 10 -

Referring now also to FIG. 4 there is shown a unity circle demonstrating a configuration of the unity poles and zeros for the noise transfer function in accordance with an embodiment of the invention. Three poles 250 are 5 located at the centre of the unity circle. A first zero 260, is located on the circumference of the circle where it intersects the positive real axis, and is therefore entirely real. Second and third zeros 270 and 275 respectively form a complex conjugate pair either side of 10 the first zero 260, such that the overall output remains real. The position of the zeroes determines the noise frequency distribution and thus noise shaping may be achieved through the introduction and situating of the zeroes.

15

In order to provide the poles and zeros plotted in FIG. 4, a noise shaper is realized with a single first order sigma-delta modulator cascaded with a second order modulator having a conjugate pair of zeros in such way 20 that the quantization noise of the first module is cancelled by the second module. Referring now to FIG. 5 there is shown a noise shaper which performs this function. An input signal X (300) is provided to a first order sigma-delta modulator 310. A second order sigma- 25 delta modulator 330 is coupled to the first order sigma-delta modulator 310 and receives an output signal 305 therefrom, which contains phase noise E₁. The first order sigma-delta modulator 310 is further coupled to provide an output Y₁ (315) to block 320. Block 320 provides an 30 output A (325) to a summation block 350.

- 11 -

Similarly the second order sigma-delta modulator 320 is coupled to provide an output Y_2 (335) to block 340. Block 340 provides an output B (345) to the summation block 350. The summation block then combines output A (325) 5 with output B (345) to derive output Y_3 (360).

In this way the module of first order is delayed by one sampling period and the output of the second order module is derived once. The transfer function of FIG. 5 will be 10 more fully described below.

The frequency domain behaviour is derived from the z -like equation of a second order sigma-delta modulator having a conjugate pair of zeros.

$$15 \quad Y = X.z^{-1} + E.(z - re^{i\theta}).(z + re^{-i\theta})z^{-2} \quad (4)$$

where r and θ are the vector magnitude and angle of both zeros respectively.

From the trigonometric rules, the following relationship 20 arises:

$$Y = X.z^{-1} + E.(z^2 - 2rz.\cos\theta + r^2).z^{-2} \quad (5)$$

The couple of zeros have to be on the unity circle in order to not scale the generated signal. Thus, $r=1$ and 25 equation (5) can be re-written as

$$Y = X.z^{-1} + E.(z^2 - 2z.\cos\theta + 1).z^{-2} \quad (6)$$

A real system cannot lead a signal but only lag it; that is why E has been factorized by z^{-2} ; consequently 30 equation (6) becomes

$$Y = X.z^{-1} + E.(1 - 2z^{-1}.\cos\theta + z^{-2}) \quad (7)$$

- 12 -

With the notch position defined by θ , which is given by

$$\theta = 2\pi \frac{f}{f_s} \quad (8)$$

where f_s is the sampling frequency.

- 5 The notch frequency may be selected as desired to meet a given noise shape or frequency distribution. For example, the notch frequency may be situated at a frequency where a given noise requirement or mask is otherwise exceeded.
- 10 From equation 7, the schematic of the second order modulator may be plotted. Referring now also to FIG. 6, there is shown such a schematic. An input signal X (400) is fed to a summation block 410. A first time-domain function block 420 represents the modulator function to be performed on the input signal X (400). The quantizer 430 is coupled to receive an output from the first function block 420, and provides an output Y (440). A second function block 450 provides a feedback function, the results of which are fed back via the summation block 410. Thus, the second order modulator of FIG. 6 provides for a noise spectrum comprising notch frequencies caused by the two zeroes of the noise transfer function of equation (4).
- 20
- 25 Referring again to FIG. 5, the overall transfer function is analyzed as follows:

The signal at branch A is derived from (2),

$$A = Xz^{-2} + E_1(z^{-1} - z^{-2}) \quad (9)$$

- 13 -

The signal branch B from (7) where the input of the second module is the quantified noise of the first one,

$$B = \{ -E_1 z^{-1} + E_2 (1 - 2z^{-1} \cos\theta + z^{-2}) \} (1 - z^{-1}) \quad (10)$$

5 After reduction,

$$B = -E_1 (z^{-1} - z^{-2}) + E_2 (1 - 2z^{-1} \cos\theta + z^{-2}) (1 - z^{-1}) \quad (11)$$

The sum of both branches A and B produces

$$Y_3 = X z^{-2} + E_2 (1 - 2z^{-1} \cos\theta + z^{-2}) (1 - z^{-1}) \quad (12)$$

10

The quantization noise of the first order sigma-delta is cancelled and the remaining one is provided from the second order system having the three zeros as defined in FIG. 4. Thus, by altering position of the zeroes and thus 15 the notch frequencies, different noise shaping can be achieved and specifically noise may be removed from critical frequencies by locating the zeroes such as to create notches at or close to these frequencies.

20

It will be appreciated that the above design may be easily implemented in a digital circuit in a way that is re-usable and safe. Furthermore, such a circuit has an area and drain current equivalent to those of the MASH III architecture.

25

A digital implementation must be able to accurately define the system structure with simple functions that can be implemented with a digital library such as delays, adders and gains. The delay functions are performed with 30 flip-flops, the adders with gates and the gains by

- 14 -

selecting and connecting appropriate elements of the signal path(s).

Referring now to FIG. 7, there is shown a structure derived from the functions described above with respect to FIG. 5, which includes a first order sigma-delta modulator 500, a delay block 510, a second order sigma-delta modulator 520, and a combination block 530.

The first modulator 500 has an accumulator 504 with two outputs: a single 1-bit carry and the sum of both inputs coupled to receive an input signal X (502) and the delayed sum (508). The 1-bit carry performs a 1-bit quantization which is sufficient for the first modulator 500 because it is of first order. The carry generates a stream of 0 or 1 values with the mean value being the input X (502).

In this embodiment, the accumulator 504, is of 24 bit size in order to get an accurate and narrow frequency step, with spurious components spread throughout the frequency band. Hence, the digital unity weight is 2^{24} . The natural overflow of the accumulators creates the quantizer function of the quantizer 504, and thus no hardware components are required for its implementation. A delay element 506, typically implemented using a flip-flop, provides a delayed feedback signal 508 from the sum output of the quantizer 504 back to its input.

The delay block 510 comprises two delay elements 512 and 514, coupled in series to receive the carry output from

- 15 -

the quantizer 504, for providing a delayed first order output signal.

The second order sigma-delta modulator 520 has a second
5 order quantizer 524, which provides an output ranging from -1 to +2. The quantizer 524 is therefore signed and of 2 bits (4 levels), and the overall implementation is also signed. This function is implemented by means of a look-up table. With 24 bit accumulators and 2-bit
10 quantizer, the quantized unity has a weight of 2^{22} . The weight difference between both modulators creates a mismatch that is corrected by scaling the input to the modulator 520 by a quarter, via scaling block 521. In this way the quantization noise E_1 present in feedback
15 path signal 508 is divided by four upon entering the second order modulator 520.

An adder 522 of the second order modulator 520 has inputs which are signed numbers. Therefore, the adder 522 is
20 designed with gates in such way that its output provides no carry and can be normalized on 24 bits.

A first positive input to the adder 522 is coupled to receive the scaled feedback path signal 508 from the
25 first order modulator 500 via the scaling block 521.

The output of the adder 522 is coupled via delay element 523 to the quantizer 524, from which a second order quantized output is derived.

- 16 -

A second positive input to the adder 522 is provided from the second order quantized output of the quantizer 524, delayed via a delay element 528.

5 A third positive input to the adder 522 is provided from the input to the quantizer 524, via scaling block 526, to be further described below.

10 A first negative input to the adder 522 is provided from the quantized output of the quantizer 524, via scaling block 527, to be further described below.

A second negative input to the adder 522 is provided from the input to the quantizer 524, via delay element 525.

15 The combination block 530 performs derivation, scaling and summation of the outputs of the first and second order modulators 500 and 520 respectively. The second order quantized output and the delayed second order 20 quantized output of the second order modulator 520 are scaled by a factor of 2^{-22} via scaling blocks 532 and 534 respectively in order to provide the correct range of output values, namely from -3 to +4 for this particular implementation.

25 The delayed first order output signal (from the delay block 510) is combined with the second order output signal (from the scaling block 532) and the delayed second order output signal (from the scaling block 534) 30 at adder 535, from which a combined output Y (540) is derived.

- 17 -

The scaling blocks 526 and 527 are both arranged to provide a $2.\cos\theta$ scaling factor, the effective gain being determined by the desired frequency notch.

5 For example, a desired frequency around 365KHz is performed with a $2.\cos\theta=1.9922$, which is equivalent in binary to $(1.111111)_2$, sampling at a rate of 26MHz. This function is realized with a single subtraction in verilog.

10 $2.\cos\theta=(2-2^{-7})$ (19)

Furthermore with a GMSK modulation for GSM standards the notch placed at 518KHz is judicious and easily implemented with a clock at 26 MHz because of the
15 relationship:

$$2.\cos\theta=(2-2^{-6}) \quad (20)$$

In addition, the same look-up table can perform the quantized function and process the second digital gain at
20 the quantizer output.

Referring now to FIG. 8 there is shown a graph of frequency offset versus phase noise of a prior art Fractional-N MASH 3 arrangement (line 610) and a
25 Fractional-N 368kHz notch arrangement according to the above embodiment (line 620).

The line 620 of the graph of FIG. 8 was obtained by measuring the phase-noise generated at a VCO output using
30 a loop filter of third order with a cut-off frequency of 200kHz, a reference frequency of 26MHz and a charge-pump

- 18 -

and VCO gain of 2mA and 20MHz/V respectively, for a synthesised frequency of 940MHz.

The GSM specifications are shown by line 630. As can be
5 seen, the line 620 remains at a greater distance from the line 630 than the line 610.

Thus, as illustrated in FIG.8 a noise mask 630 will typically result in some frequencies being more critical
10 than other frequencies. In the example, of FIG. 4 the noise mask requirement at 400kHz is particularly critical and is only marginally met by the prior art arrangement. However, introducing a notch frequency noise shaping as described, the noise may be selectively reduced at a
15 desired frequency. Thus, in the example the noise density around 400kHz is substantially reduced at 400kHz by introducing a zero and corresponding notch frequency at 386 kHz. In the example, this results in increased noise at lower frequencies but this is acceptable as the noise
20 mask is met with a substantial margin at these frequencies. Thus, a noise shaping resulting in increased margin with respect to the required noise mask and thus facilitated production and increased reliability is achieved.
25 In this way a digital sigma-delta modulator is provided that shapes its quantization noise in a way that better fits the modulation mask specifications.

The present invention therefore allows a new quantization
30 noise shape of third order to be obtained, allowing the loop bandwidth to be increased and the phase noise specifications to be reached. It therefore permits direct

- 19 -

modulation to be performed with a lower phase error, and speeds up the PLL lock.

- It will be appreciated by a person skilled in the art
5 that alternative embodiments to that described above are possible. For example, the frequencies mentioned above are examples only, and other applications or requirements are obviously envisaged.
- 10 An alternative embodiment can implemented in a TErrestrial Trunked RAdio (TETRA) standard frequency synthesiser. With $\pi/4$ - Differential Quadrature Phase Shift Keying (DQPSK) modulation being performed with respect to the PLL, the loop bandwidth needs to be large
15 enough to meet the phase error requirements. In the prior art this is typically at the expense of increased phase noise. The present invention mitigates this problem.

Furthermore, the precise implementation details and
20 components may differ from those described above, such as the D-type flip-flops, which could be replaced with other delay means.

- 20 -

Claims

1. A noise shaping arrangement for a phase locked loop, the arrangement comprising:
 - 5 a first order sigma-delta modulator (500) arranged to provide a first-order quantized output and a feedback path output (508);
 - a second order sigma-delta modulator (520) coupled to receive the feedback path output (508) from the first
 - 10 order sigma-delta modulator (500) and arranged to provide a second order quantized output; and combination means (530) arranged to combine the first and second order quantized outputs to provide a combined third order quantized output (540),
 - 15 wherein the combined third order output provides noise shaping with a frequency notch spectrum.
2. The arrangement of claim 1 wherein the second order sigma-delta modulator is arranged with one or more
 - 20 complex conjugate pairs of zeros (270, 275).
3. The arrangement of claim 2 wherein the one or more complex conjugate pairs of zeroes (270, 275) is located on the unity circle.
 - 25
4. The arrangement of claim 2 or 3 wherein the one or more complex conjugate pairs of zeroes (270, 275) is located away from the real axis.
- 30 5. The arrangement of claim 4 wherein the frequency location of the one or more complex pair of zeros is a

- 21 -

selected one of substantially 365kHz and substantially 518kHz.

6. The arrangement of any preceding claim where the
5 feedback path output of the first order sigma-delta
modulator received by the second order sigma-delta
modulator is scaled (521) by a factor of substantially
one quarter and wherein accumulators of the first order
(504) and second order (522) sigma-delta modulator
10 respectively have the same bit-size.

7. The arrangement of any preceding claim, further
comprising a delay block (506) coupled between the
feedback output of the first order sigma-delta modulator
15 and the combination means.

8. The arrangement of any preceding claim wherein the
combination means (530) includes scaling means (532, 534)
coupled to scale the second order quantized output of the
20 second order sigma-delta modulator by a predetermined
scaling factor.

9. The arrangement of claim 8 wherein the predetermined
25 scaling factor is substantially 2^{-22} .

10. The arrangement of any preceding claim wherein the
second order sigma-delta modulator (520) is operable to
cancel the quantisation noise of the first order sigma-
delta modulator (500).

30

- 22 -

11. The arrangement of any preceding claim wherein the feedback path output comprises a quantisation noise of the first order sigma-delta modulator (500).

5 12. The arrangement of any preceding claim wherein the frequency notch spectrum comprises at least one non-DC frequency notch.

10 13. The arrangement of any preceding claim wherein the second order sigma-delta modulator (520) comprises a loop arrangement having a forward processing block (420) implementing the transfer function given by the z-transform:

$$15 \quad \frac{z^{-1}}{1-2z^{-1}\cos\theta+z^{-2}}$$

and a feedback processing block (450) implementing the function given by the z-transform:

$$20 \quad 2\cos\theta-z^{-1}$$

where

$$\theta=2\pi\frac{f}{f_s}$$

26 and f is the desired notch frequency and f_s is the sample frequency.

14. A phase locked loop incorporating the noise shaping arrangement of any preceding claim.

- 23 -

15. A method for noise shaping in a phase-locked loop, the method comprising the steps of:
providing a first order quantized output from a first order sigma-delta modulator (500);
5 providing a second order quantized output from a second order sigma-delta modulator (520) coupled to receive a feedback path output (508) from the first sigma-delta modulator (500);
combining (530) the first and the second order quantized
10 outputs to provide a combined third order quantized output (540),
wherein the combined third order output provides noise shaping with a frequency notch spectrum.
- 15 16. The arrangement, phase locked loop or method of any preceding claim wherein the phase locked loop is a fractional-n phase locked loop frequency synthesizer.

1/4




FIG. 1
- PRIOR ART -




FIG. 2




FIG. 3




FIG. 4

2/4




FIG. 5




FIG. 6

3/4




FIG. 7

4/4




FIG. 8

Rec'd PCT/PTO 03 JUN 2005

INTERNATIONAL SEARCH REPORT

| |
|---|
| International Application No PCT/EP 03/50905 |
|---|

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03L7/197 H03M3/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H03L H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|----------|--|-----------------------|
| X | WO 00/69074 A (MANN STEPHEN IAN ; TAIT ELECTRONICS LTD (NZ)) 16 November 2000 (2000-11-16) page 7, line 1 - line 18 page 10, line 17 - page 11, line 6 page 9, line 24 - page 10, line 5 figures 3,7B,8A ----- US 2002/160730 A1 (JOVENIN FABRICE ET AL) 31 October 2002 (2002-10-31) page 4, paragraph 81 - page 6, paragraph 123; figures 3-5 ----- | 1-11, 14-16 |
| A | | 1-16 |

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the International filing date
- *L* document which may throw doubts on priority, claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the International filing date but later than the priority date claimed

- *T* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

28 June 2004

Date of mailing of the international search report

07/12/2004

Name and mailing address of the ISA
European Patent Office, P.B. 5618 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Aouichi, M

BEST AVAILABLE COPY

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 03/50905

| Patent document cited in search report | | Publication date | | Patent family member(s) | | Publication date |
|--|----|------------------|----|-------------------------|--|------------------|
| WO 0069074 | A | 16-11-2000 | NZ | 335704 A | | 26-01-2001 |
| | | | AU | 4440600 A | | 21-11-2000 |
| | | | CA | 2371083 A1 | | 16-11-2000 |
| | | | CN | 1350722 T | | 22-05-2002 |
| | | | EP | 1177633 A1 | | 06-02-2002 |
| | | | WO | 0069074 A1 | | 16-11-2000 |
| <hr/> | | | | | | |
| US 2002160730 | A1 | 31-10-2002 | EP | 1193876 A1 | | 03-04-2002 |
| | | | EP | 1193877 A1 | | 03-04-2002 |
| | | | EP | 1193878 A1 | | 03-04-2002 |
| | | | EP | 1193879 A1 | | 03-04-2002 |
| | | | JP | 2002164785 A | | 07-06-2002 |
| | | | JP | 2002164786 A | | 07-06-2002 |
| | | | JP | 2002185319 A | | 28-06-2002 |
| | | | JP | 2002185320 A | | 28-06-2002 |
| | | | US | 2002105387 A1 | | 08-08-2002 |
| | | | US | 2002118074 A1 | | 29-08-2002 |
| | | | US | 2002113658 A1 | | 22-08-2002 |